



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/724,193	12/01/2003	Stephen K. Sunter	LVPAT064US	1340
26668	7590	10/14/2005	EXAMINER	
LOGICVISION (CANADA), INC. 1565 CARLING AVENUE, SUITE 508 OTTAWA, ON K1Z 8R1 CANADA			LE, TOAN M	
			ART UNIT	PAPER NUMBER
			2863	

DATE MAILED: 10/14/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/724,193

Applicant(s)

SUNTER, STEPHEN K.

Examiner

Toan M. Le

Art Unit

2863

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 03 August 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-11 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,2 and 9-11 is/are rejected.
- 7) ☒ Claim(s) 3-8 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 December 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)             | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date. _____  | 6) <input type="checkbox"/> Other: _____                                    |

## DETAILED ACTION

### *Abstract*

Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

The abstract of the disclosure is objected to because it should be in range of 50 to 150 words.

Abstract, line 2, "comprises" should read -includes-.

Correction is required. See MPEP § 608.01(b).

### *Claim Rejections - 35 USC § 102*

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-2 and 9-11 are rejected under 35 U.S.C. 102(b) as being anticipated by Sunter (U.S. Patent No. 6,211,803).

Art Unit: 2863

Referring to claim 1, Sunter discloses a method for deducing parameters of data signals, comprising:

generating data signals using predetermined data sequences (col. 13, lines 22-28);  
measuring average voltage of each said data signals (col. 13, lines 29-34); and  
deducing said parameters from said average voltages (col. 6, lines 12-25; col. 13, lines 35-38).

As to claims 2 and 11, Sunter discloses a method for deducing parameters of data signals, the parameters being logic voltages and rise and fall times and comparing deduced logic voltages and rise and fall times values of a circuit output signal to deduce logic voltages and rise and fall times values of a circuit input signal to determine circuit gain or frequency response (col. 6, lines 12-25).

Referring to claim 9, Sunter discloses a method for of testing a digital circuit, comprising deducing parameters as defined in claim 1 and comparing deduced parameter values against expected parameter values to determine whether said digital circuit passes or fails (col. 12, lines 36-51).

As to claim 10, Sunter discloses a method of testing an analog circuit, comprising deducing parameters as defined in claim 1 and comparing deduced parameter values against expected parameter values to determine whether said analog circuit passes or fails (col. 12, lines 18-35).

*Allowable Subject Matter*

Art Unit: 2863

Claims 3-8 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The reason for allowance of the claims 3-4 is the inclusion of the steps of measuring average voltage for a periodic pattern containing a number of consecutive same-value logic values and a pattern containing a different number of consecutive same-value logic values for deducing the difference between two logic levels and comparing the measured average voltage to an expected average voltage to produce an acceptable difference between the two logic levels.

The reason for allowance of the claims 5-6 is the inclusion of the steps of measuring average voltage for a periodic pattern containing a number of consecutive same-value logic values and a pattern in which the number of consecutive same-value logic values are split in two or more groups of same-value logic values for deducing the difference between effective rise and fall transition times and comparing the measured average voltage to an expected average voltage to produce an acceptable difference between effective rise and fall transition times.

The reason for allowance of the claims 7-8 is the inclusion of the steps of measuring average voltage for a periodic pattern containing a number of consecutive same-value logic values and a pattern containing a different number of consecutive same-value logic values, in which the number of consecutive same-value logic values is split into two or more groups of same-value logic values, and a pattern containing one or more isolated logic values surrounded by the opposite logic value for obtaining rise and fall transition times and comparing the measured average voltage to an expected average voltage to produce an acceptable rise and fall transition times.

*Response to Arguments*

Applicant's arguments with respect to claims 1-11 have been considered but are moot in view of the new ground(s) of rejection.

*Conclusion*

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

“VDDQ: A Built-In Self-Test Scheme for Analog On-Chip Diagnosis Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard”, Acevedo et al., 2002 IEEE

“BIST for Phase-Locked Loops in Digital Applications”, Sunter et al., 1999 IEEE, Pages 532-540

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Toan M. Le whose telephone number is (571) 272-2276. The examiner can normally be reached on Monday through Friday from 9:00 A.M. to 5:30 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Barlow can be reached on (571) 272-2269. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 10/724,193  
Art Unit: 2863

Page 6

Toan Le

October 11, 2005

**BRYAN BUI**  
**PRIMARY EXAMINER**

  
(2/12/05)